summaryrefslogtreecommitdiff
path: root/src/zx81.c
diff options
context:
space:
mode:
authorIan C <ianc@noddybox.co.uk>2006-09-07 23:46:31 +0000
committerIan C <ianc@noddybox.co.uk>2006-09-07 23:46:31 +0000
commit01d6960d6d6d980e2ca3919c5b231705f3f3f6db (patch)
treeb35addaabb15142b3f95e75264fb887e533412a9 /src/zx81.c
parent9a74f4fd96d014f755ea4311fb843509c115fd51 (diff)
Added new Z80 core
Diffstat (limited to 'src/zx81.c')
-rw-r--r--src/zx81.c27
1 files changed, 0 insertions, 27 deletions
diff --git a/src/zx81.c b/src/zx81.c
index cb81d80..092d575 100644
--- a/src/zx81.c
+++ b/src/zx81.c
@@ -537,11 +537,6 @@ Z80Byte ZX81ReadMem(Z80 *z80, Z80Word addr)
{
Z80Byte b;
- /* B6 of R is tied to the IRQ line (only when HSYNC active?)
- if ((HSYNC)&&(!(z80->R&0x40)))
- z80->IRQ=TRUE;
- */
-
b=mem[addr&0x7fff];
/* If bit 6 of the opcode is set the opcode is sent as is to the
@@ -565,16 +560,6 @@ Z80Byte ZX81ReadMem(Z80 *z80, Z80Word addr)
}
-Z80Word ZX81ReadWord(Z80 *z80, Z80Word addr)
-{
- Z80Word l,h;
-
- l=ZX81ReadMem(z80,addr);
- h=ZX81ReadMem(z80,addr+1);
- return (h<<8)|l;
-}
-
-
void ZX81WriteMem(Z80 *z80, Z80Word addr, Z80Byte val)
{
addr=addr&0x7fff;
@@ -584,18 +569,6 @@ void ZX81WriteMem(Z80 *z80, Z80Word addr, Z80Byte val)
}
-void ZX81WriteWord(Z80 *z80, Z80Word addr, Z80Word val)
-{
- if (addr>=RAMBOT && addr<=RAMTOP)
- mem[addr]=val&0xff;
-
- addr++;
-
- if (addr>=RAMBOT && addr<=RAMTOP)
- mem[addr]=val>>8;
-}
-
-
Z80Byte ZX81ReadPort(Z80 *z80, Z80Word port)
{
Z80Byte b=0;